
14
INDUSTRIAL TEMPERATURE RANGE
IDT821034 QUAD PCM CODEC WITH PROGRAMMABLE GAIN
TIMING CHARACTERISTICS
Clock
Parameter
Description
Min
Typ
Max
Units
Test Conditions
t1
BCLK Duty Cycle
40
60
%
BCLK = 512 kHz to 8.192 MHz
t2
BCLK Rise and Fall Time
15
ns
BCLK = 512 kHz to 8.192 MHz
t3
MCLK Duty Cycle
40
60
%
MCLK = 2.048 MHz, 4.096 MHz or 8.192 MHz
t4
MCLK Rise and Fall Time
15
ns
MCLK = 2.048 MHz, 4.096 MHz or 8.192 MHz
t5
CCLK Rise and Fall Time
15
ns
CCLK ≤ 8.192 MHz
Transmit
Parameter
Description
Min
Typ
Max
Units
Test Conditions
t11
Data Enabled Delay Time
25
ns
CLOAD = 100 pF
t12
Data Delay Time from BCLK
25
ns
CLOAD = 100 pF
t13
Data Float Delay Time
3
8
ns
CLOAD = 0 pF
t14
Frame sync Hold Time
25
ns
t15
Frame sync High Setup Time
25
ns
t16
TSX Enable Delay Time
25
ns
CLOAD = 100 pF
t17
TSX Disable Delay Time
25
ns
CLOAD = 100 pF
t21
Receive Data Setup Time
30
ns
t22
Receive Data Hold Time
15
ns
Note: Timing parameter t12 is referenced to a high-impedance state.
t4
MCLK
Figure 6. MCLK Timing